



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/713,754	11/13/2003	Bruce W. McGaughy	188122001900	1629

25226 7590 07/30/2007  
MORRISON & FOERSTER LLP  
755 PAGE MILL RD  
PALO ALTO, CA 94304-1018

EXAMINER
----------

PIERRE LOUIS, ANDRE

ART UNIT	PAPER NUMBER
----------	--------------

2123

MAIL DATE	DELIVERY MODE
-----------	---------------

07/30/2007

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

## Office Action Summary

Application No.

10/713,754

Applicant(s)

MCGAUGHY ET AL.

Examiner

Andre Pierre-Louis

Art Unit

2123

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 13 June 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-35 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-35 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)                                | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                       | 5) <input type="checkbox"/> Notice of Informal Patent Application                       |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

**DETAILED ACTION**

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 06/13/2007 has been entered.

2. Claims 1-35 are presented for examination.

3. Regarding the rejection under 35 USC 101, the Examiner withdraws the rejection in view of the amendment.

**Response to Arguments**

4. Applicant's arguments filed 06/13/2007 have been fully considered but they are moot in view of the new grounds of rejection. *However*, Applicant argues that the combined references cited do not teach storing the first set of changes in signal conditions in a port connectivity interface and conveying the first set of changes in signal conditions from the one or more driver leaf circuits to the one or more receiver leaf circuits via the port connectivity interface and wherein the port connectivity interface is generated dynamically upon detecting a set of trigger condition during simulation, the Examiner respectfully disagrees and asserts that both Tcherniaev reference and the Zhou reference substantially teach storing signal conditions (*see Tcherniaev et al. , fig.2, col.8 lines 1-40 and col.10 line 4-65; also Zhou et al. fig.1,9, col.13 lines 58-67*) and that upon detecting an even or change in signal condition in Zhou et al. *fig.9 (415)*, a port connectivity interface is substantially generated or updated dynamically during Zhou simulation, to

Art Unit: 2123

simulation, to facilitate communication of the changes (*see fig.9 col.13 line 7-col.8 line 5*). As per Applicant's argument with regards to claims 4,15, and 26, the claims do not require any specific data structures of any kind and merely further define the port connectivity interface. The Examiner further asserts that the ground of rejections below fully support the Examiner's position in the rejection of the instant claims.

**Claim Rejections - 35 USC § 103**

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

5.0 Claims 1-33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tcherniaev et al. (U.S. Patent No. 6,577,992), in view of Zhou et al. (U.S. Patent 6,807,520), and further in view of Zhong (U.S. Patent 6,865,525).

5.1 In considering the independent claims 1,12, and 23, Tcherniaev et al. substantially teaches a method of simulating a circuit, in particular the steps of:

Art Unit: 2123

representing the circuit as a hierarchically arranged set of branches, including a root branch and a plurality of other branches logically organized in a graph (*see abstract, fig.2, col.8 line 1-62*); the hierarchically arranged set of branches including a first branch that includes one or more driver leaf circuits and a second branch that includes one or more receiver leaf circuits (*see abstract, fig.2, col.1 line 7-col.5 line 63 and col.8 lines 1-62*); wherein the first branch and second branch are interconnected in the graph through a third branch at a higher hierarchical level in the graph than the first and second branches (*fig.2, col.8 line 1-62, also col.1 line 7-col.5 line 63*); simulating operation of the one or more driver leaf circuits and the one or more receiver leaf circuits, together by using a port connectivity interface, without simulating operation of the third branch to determine a first set of changes in signal conditions shared by the one or more driver leaf circuits and the one or more receiver leaf circuits, wherein the port connectivity interface facilitates communication of dynamic information between the one or more driver leaf circuits and the one or more receiver leaf circuits (*fig.1,2 col.7 lines 15-col.10 lines 65*); and storing simulation results of the one or more driver leaf circuits and the one or more receiver leaf circuits in a memory (*see Tcherniaev et al. , fig.1-2 and Zhou et al. fig.1,9*); however, they do clearly state that dynamic hierarchical data structures of the one or more driver leaf circuits and the one or more receiver leaf circuits are maintained, but one would ordinary skilled in the art would appreciate the dynamic storage teaches both Tcherniaev et al. and Zhou et al. for storing or maintain the dynamic data (*see Tcherniaev et al. fig.2 , and Zhou et al. fig.1,9*). Nevertheless, Zhong teaches a circuit simulation system and apparatus that includes a dynamic storage that stores/maintains variables or other intermediate information during the execution of simulation (*col.6 lines 39-45*).

Art Unit: 2123

Although Tcherniaev et al. does clearly state the term port connectivity interface, he teaches sharing dynamic information between a plurality of leaf circuits, which requires the port connectivity interface for facilitating communication between the leaf circuits (*see col.14 lines 39-54 & col.16 line 35-col.17 line 47*), and further teaches using a pointer that facilitation communication between the leaf circuits (*see col.10 lines 1-65*). Nevertheless, Zhou et al. substantially teaches a port connectivity where two subcircuits share one cut node Va (*fig.4, also see fig.9-10, col.12 line 58-col.14 line 60*). Tcherniaev et al., Zhou et al., and Zhong are analogous art because they are from the same field of endeavor and that the method and apparatus as taught by Zhong and the simulation system and method as taught by Zhou et al. is similar to that of Tcherniaev et al. Therefore, it would have been obvious to one ordinary skilled in the art at the time of the applicant's invention to combine the simulation method and system of Zhou et al. and the circuit simulation method and apparatus of Zhong with the hierarchical data circuit simulation of Tcherniaev et al. because Zhou et al. teaches the advantage of producing accuracy results (*col.2 lines 14-41*), and further teaches a simulation with simplified matrix computations and reduced amount of memory required to perform circuit simulation (*see col.2 lines 22-59*); and Zhong teaches reducing complexity in verification of the design (*col.2 lines 24-35*).

5.2 With regards to claims 2,13, and 24, the combined teachings of Tcherniaev et al., Zhou et al., and Zhong substantially teach that the simulating includes storing the first set of changes in signal conditions in a port connectivity interface and conveying the first set of changes in signal conditions from the one or more driver leaf circuits to the one or more receiver leaf circuits via the port connectivity interface (*see*

Art Unit: 2123

*Zhou et al. fig.4, 9-10, col.12 line 58-col.14 line 60; also see Tcherniaev et al. col.10 lines 4-65 and col.16 line 35-col.17 line 47).*

5.3 Regarding claims 3,14, and 25, the combined teachings of Tcherniaev et al., Zhou et al., and Zhong substantially teach that the port connectivity interface is generated dynamically upon detecting a set of triggering conditions during simulation (*see Tcherniaev et al. col.16 line 35-col.17 line 47 & col. 14 lines 39-54*); *also see examiner assumption noted in the rejection of claims 1,12,23, above, with regards to the port connectivity interface*).

5.4 As per claims 4,15, and 26, the combined teachings of Tcherniaev et al., Zhou et al., and Zhong substantially teach that the port connectivity interface comprises: a set of input vectors for referencing to a set of input ports of the one or more receiver leaf circuits (*see Tcherniaev et al. fig.2B, col.9 lines 1-34; also see Zhou et al. fig.3*); a set of output vectors for referencing to a set of output ports of the one or more driver leaf circuits (*see Tcherniaev et al. fig.2B, col.9 lines 1-34; also see Zhou et al. fig.3*); a set of load vectors for referencing to a set of loads of the one or more driver leaf circuits (*see Tcherniaev et al. fig.2B, 11, col.9 lines 1-34 & also fig.15 (1526), col.19 line 39-50*); *also see Zhou et al. fig.3*); and an array of storage elements for storing information associating the set of loads to the set of input ports (*see Tcherniaev et al. fig.2, 11, col.19 line 39-col.20 line 67*).

5.5 Regarding claims 5,16, and 27, the combined teachings of Tcherniaev et al., Zhou et al., and Zhong substantially teach that conveying the first set of changes in signal conditions comprises: monitoring the first set of changes in signal conditions at each output port of the one or more driver leaf circuits (*see Zhou et al. fig.1-2, 4-5, 8-10, col.1*

Art Unit: 2123

*line 24-col.3 line 21; also col.13 line 7-col.17 line 50), also see Tcherniaev et al. fig.2, 11-12, col.8 line 41-col.9 line 63); and communicating the first set of signal changes from the output ports of the one or more driver leaf circuits to the input ports of the one or more receiver leaf circuits through the port connectivity interface in response to the first set of changes in signal conditions exceed a first set of predefined tolerance (see Zhou et al. fig.1-2, 4-5, 8-10, col.1 line 24-col.3 line 21; also col.13 line 7-col.17 line 50), also see Tcherniaev et al. fig.2, 11-12, col.8 line 41-col.9 line 63).*

5.6 As per claims 6,17, and 28, the combined teachings of Tcherniaev et al., Zhou et al., and Zhong substantially teach that the first set of changes of signal conditions at each output port of the one or more driver leaf circuits comprises: a voltage of the output port (*see Zhou et al. fig.1-5, col.1 line 24-col.3 line 21, also col.13 line 7-col.17 line 50), also see Tcherniaev et al. fig.2, 11-12, col.8 line 41-col.9 line 63); a rate of change of voltage of the output port (see Zhou et al. fig.1-5, col.1 line 24-col.3 line 21, also col.13 line 7-col.17 line 50), also see Tcherniaev et al. fig.2, 11-12, col.8 line 41-col.9 line 63); and a time stamp at which the changes of signal conditions occur (see Zhou et al. fig.1-5, col.1 line 24-col.3 line 21, also col.13 line 7-col.17 line 50), also see Tcherniaev et al. fig.2, 11-12, col.8 line 41-col.9 line 63).*

5.7 With regards to claims 7,18, and 29, the combined teachings of Tcherniaev et al., Zhou et al., and Zhong substantially teach that the step of communicating comprises: identifying input port references coupled to each output port of the one or more driver leaf circuits in accordance with the port connectivity interface (*see Zhou et al. fig.1-5, 8-10, col.1 line 24-col.3 line 21, also col.13 line 7-col.17 line 50), also see Tcherniaev et al. fig.2, 11-12, col.8 line 41-col.9 line 63); identifying each input*



Art Unit: 2123

port of the one or more receiver leaf circuits that correspond to the input port references and transmitting the first set of changes in signal conditions from the one or more driver leaf circuits to the one or more receiver leaf circuits (*see Zhou et al. fig.1-5, 8-10, col.1 line 24-col.3 line 21, also col.13 line 7-col.17 line 50*), also see *Tcherniaev et al. fig.2, 11-12, col.8 line 41-col.9 line 63*).

5.8 Regarding claims 8,19, and 30, the combined teachings of Tcherniaev et al., Zhou et al., and Zhong substantially teach the step of storing a second set of changes in signal conditions in the port connectivity interface and conveying the second set of changes in signal conditions from the one or more receiver leaf circuits to the one or more driver leaf circuits via the port connectivity interface (*see Zhou et al. fig.1-5, 8-10, col.1 line 24-col.3 line 21, also col.13 line 7-col.17 line 50*), also see *Tcherniaev et al. fig.2, 11-12, col.8 line 41-col.9 line 63*).

5.9 As per claims 9,20, and 31, the combined teachings of Tcherniaev et al., Zhou et al., and Zhong substantially teach that conveying the second set of changes in signal conditions comprises: monitoring the second set of signal changes at each input port of the one or more receiver leaf circuits (*see Zhou et al. fig.1-2, 4-5, 8-10, col.1 line 24-col.3 line 21; also col.13 line 7-col.17 line 50*), also see *Tcherniaev et al. fig.2, 11-12, col.8 line 41-col.9 line 63*); and communicating the second set of signal changes from input ports of the one or more receiver leaf circuits to output ports of the one or more driver leaf circuits via the port connectivity interface in response to the second set of change in signal conditions exceed a second set of predefined parameters (*see Zhou et al. fig.1-2, 4-5, 8-10, col.1 line 24-col.3 line 21; also col.13 line 7-col.17 line 50*), also see *Tcherniaev et al. fig.8-10, col.8 line 41-col.9 line 63*).

5.10 With regards to claims 10,21, and 32, the combined teachings of Tcherniaev et al., Zhou et al., and Zhong substantially teach that the second set of signal changes at each input port of the receiver leaf circuit comprises: a current of the input port (*see Zhou et al. fig.1-5, col.1 line 24-col.3 line 21, also col.13 line 7-col.17 line 50*), also *see Tcherniaev et al. fig.8-10*); a capacitance of the input port (*see Zhou et al. fig.1-5, col.1 line 24-col.3 line 21, also col.13 line 7-col.17 line 50*), also *see Tcherniaev et al. col.8 line 41-col.9 line 63*); and a time stamp at which the second set of changes of signal conditions occur (*see Zhou et al. fig.1-5, col.1 line 24-col.3 line 21, also col.13 line 7-col.17 line 50*), also *see Tcherniaev et al. fig.2, 11-12, col.8 line 41-col.9 line 63*).

5.11 Regarding claims 11,22, and 33, the combined teachings of Tcherniaev et al., Zhou et al., and Zhong substantially teach that that the step of communicating comprises: identifying load references coupled to each input port of the one or more receiver leaf circuits in accordance with the port connectivity interface (*see Zhou et al. fig.1-5, 8-10, col.1 line 24-col.3 line 21, also col.13 line 7-col.17 line 50*), also *see Tcherniaev et al. fig.2, 11-12, col.8 line 41-col.9 line 63*); identifying each output port of the one or more driver leaf circuits corresponding to the identified load references (*see Zhou et al. fig.1-5, 8-10, col.1 line 24-col.3 line 21, also col.13 line 7-col.17 line 50*), also *see Tcherniaev et al. fig.2, 11-12, col.8 line 41-col.9 line 63*); and transmitting the second set of signal changes from the one or more receiver leaf circuits to the one or more driver leaf circuit via the port connectivity interface (*see Zhou et al. fig.1-5, 8-10, col.1 line 24-col.3 line 21, also col.13 line 7-col.17 line 50*), also *see Tcherniaev et al. fig.2, 11-12, col.8 line 41-col.9 line 63*).

Art Unit: 2123

6. Claims 34-35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tcherniaev et al., in view Zhou et al., and further in view of Zhong, as applied to claims 1-33 above, and further in view of Johannsen (U.S. Patent No. 5,910,898).

6.1 Regarding claims 34, Tcherniaev et al., as modified by Zhou et al. and Zhong and applied to claims 1-33 teaches most of the instant invention; however they do not clearly teach wherein communications of the dynamic information between the one or more driver leaf circuits and the one or more receiver leaf circuits comprise: a forward communication of changes in signal conditions from the one or more driver leaf circuits to the one or more receiver leaf circuits using the port connectivity interface without traversing the dynamic hierarchical data structure of the one or more driver leaf circuits and the one or more receiver leaf circuits. Johannsen substantially teaches a forward and reverse communication of signals (*see fig.8-10, col.15 line 15-col.18 line 67*). Tcherniaev et al., Zhou et al., Zhong and Johannsen are analogous art because they are from the same field of endeavor and that the circuit design methods and tools as taught by Johannsen is similar to that of the method and apparatus of Tcherniaev et al., the simulation system and method of Zhou et al., and the circuit simulation of Zhong. Therefore, it would have been obvious to one ordinary skilled in the art at the time of the applicant's invention to combine the circuit simulation methods of Johannsen, with the simulation system and method of Tcherniaev et al. as modified by the simulation method of Zhou et al., and Zhong, because *Johannsen* teaches the advantage to provide an improved circuit simulation tool that allow user to quickly design and automatically optimize large or complex design (*col.1 lines 50-53*).

Art Unit: 2123

6.2 As per claim 35, the combined teachings of Tcherniaev et al., Zhou et al., Zhong, and Johannsen substantially teach the a reverse communication of changes in signal conditions from the one or more driver leaf circuits to the one or more receiver leaf circuits using the port connectivity interface without traversing the dynamic hierarchical data structure of the one or more driver leaf circuits and the one or more receiver leaf circuits (*see Johannsen fig.8-10, col.15 line 15-col.18 line 67*).

**Conclusion**

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

7.1 Yalcin et al. (U.S. Patent No. 6,760,894) teaches a method and mechanism for performing improved timing analysis on virtual component blocks.

8. Claims 1-35 are rejected and **THIS ACTION IS Non-FINAL**. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Andre Pierre-Louis whose telephone number is 571-272-8636. The examiner can normally be reached on Mon-Fri, 8:00AM-4:30PM.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Paul L. Rodriguez can be reached on 571-272-3753. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2123

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

July 15, 2007

APL



PAUL RODRIGUEZ  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100